Abstract-A new definition of MOSFET threshold voltage is proposed, namely, the "critical-current at linear-threshold" method, which has a unique solution and is very simple to measure. This definition gives consistent values of threshold voltage for different regions of operation at long channel, and contains the information on short-channel effects at short channel, which is very useful for deep-submicron MOS device characterization and modeling. The proposed method effectively removes ambiguity of de facto industry standard of the constant-current method for MOS threshold voltage.
I. INTRODUCTION
The threshold voltage (V t ) is a key parameter in MOSFET design and modeling. There are numerous definitions and extraction methods [1] - [6] , each of them is proposed with a focus on different aspects. There are three major criteria for the definition and extraction of Vt: simplicity, unambiguity, and consistency, which should apply to various gate lengths (L g ) and operating conditions (linear or saturation).
The theoretical definition of V t is based on the "strong-inversion" condition at which the surface potential is twice of the bulk Fermi potential (s = 2B ) V t = V FB + 2 B + 2 B 0 V bs (1) where V FB is the flat-band voltage and is the body factor. This definition is not practical for measurement since s is not a measurable parameter. The constant-current (CC) method, although not physical, is the simplest and most popular to measure V t .
The major drawback is the arbitrary choice of the critical drain current, I d0 (usually scaled by W=L g ), at which the value of V t is measured. Another popular definition is the maximum-g m method in which the drain current is linearly extrapolated to zero at maximum transconductance. This method is unambiguous but only valid for linear region of operation (low V ds ). It, however, depends strongly on S/D series resistance. For a MOSFET operating in the saturation region (high V ds ), the drain current is quadratically extrapolated to zero (at maximum slope) to obtain the saturation threshold voltage, Vtsat. For intermediate drain voltages, neither method is appropriate since the device operation crosses different regions for the full range of I ds 0Vgs. There are other less popular methods such as the secondderivative method [4] and the ratio method [5] , which are developed to avoid the dependence on the series resistance. However, in our opinion, Vt definition, measurement, extraction and modeling are different things. One may define V t with very simple measurement (such as the CC method) and develop a model to account for small-geometry effects and bias dependencies [6] ; or define Vt with all the short-channel effects built in, but it usually requires more complex procedures for measuring V t [3] . In any case, V t modeling and substrate-bias dependencies, has been presented elsewhere [6] .
II. DEFINITION, MEASUREMENT, AND DISCUSSIONS
In the "I crit @V t0 " definition of V t , the simple CC definition is adopted for any given L g and V ds . However, the critical current is where I d0 is chosen to be 0.1 A and W = 20 m. The same data is plotted on logarithmic scales in the inset of Fig. 1 . It is observed that I crit @V t0 has a similar 1=L g dependence at longer channel lengths, but changes to a sub-(1=Lg) dependence for short-channel devices. This is exactly due to the increased contribution of the S/D series resistance at shorter channel lengths, a fact commonly considered as a drawback of the maximum-gm definition of Vt. However, it can be considered as an advantage since the threshold voltage defined this way contains the information on the 2-D short-channel effects. A technique for direct measuring the effective channel length and series resistance of submicron MOSFET's has been developed based on this V t definition [9] . A clear (if not "fatal") drawback of the 0018-9383/99$10.00 © 1999 IEEE CC method is made apparent from the inset of Fig. 1 : Even if the same long-channel current I crit is chosen as the value of I d0 , the extracted Vt at short channel length will not be a correct and consistent representation of the short-channel V t since the current is unphysically forced to have an exact 1=L g behavior. This difference (compared to the "Icrit@Vt0" definition) can be significant for deepsubmicron MOSFET's since a unique solution is extremely important due to unavoidable process variations.
The measured I ds 0 V gs curves in saturation (V ds = 2:5 V) for channel lengths ranging from 10 m down to 0.2 m are shown in Fig. 2 . The gate voltages at the critical currents (from Fig. 1) , which are the saturation threshold voltages, are shown together with two constant-current values, I d0 = 0:1 and 1 A. The extracted V tsat versus L g is shown in Fig. 3 , together with the V tsat extracted based on the quadratic-extrapolation method as a comparison. In fact, the shape of the Vtsat 0 Lg curves in Fig. 3 is a result of the transformation of Fig. 2 data (symbols) with respect to Fig. 1 (inset) :
)] where I crit = f(V tsat ) from Fig. 2 and I crit = g(Lg) from Fig. 1 , and the transfer function, log(Icrit) 0 log(Lg), is linear. It is noteworthy from Fig. 3 that the arbitrary choice of I d0 Vt, but also different shape of the Vt roll-up (larger roll-up at lower I d0 is observed), which is due to the reverse short-channel effect. This implies that Vt modeling is dependent upon the choice of I d0 , which is undesirable, e.g., for the application of inverse modeling. The "I crit @V t0 " definition, however, has a unique solution as well as a simple extraction.
Another important criterion for V t definition is its consistency at different values of V ds . It is known that at a given gate length, V t reduction at increasing V ds is mainly due to the DIBL effect. If the linear V t0 is not chosen appropriately, the threshold shift 1V t due to 1V ds may not be a correct representation of the DIBL voltage.
To justify the validity of the "I crit @V t0 " definition with respect to this concern, the gate voltage shift (1V gs ) at a constant drain current due to a change in the drain voltage 1V ds = (0:1-2:5) V is plotted against the drain-current level at which 1V gs is extracted from the measured linear and saturation I ds 0V gs curves for three different gate lengths, as shown in Fig. 4 . Our definition is shown by the circles, together with two values of the CC definition with I d0 = 0:1 and 1 A, shown by the triangles and squares, respectively. It is seen that for long-channel devices, DIBL effect is insignificant. At short channel, if the current level is too high (e.g., I d0 > 1 A), the error in 1V t would be large. The "I crit @V t0 " definition is shown to be in a region for correct interpretation of the DIBL voltage. This definition has been employed in the modeling of the DIBL voltage at various V ds values [10] .
III. CONCLUSION
In conclusion, a simple, unambiguous, and consistent threshold voltage is defined, which applies to MOSFET's with any gate length, drain-and substrate-bias conditions. With this definition, the threshold voltage has a unique solution, and its measurement is as simple as the conventional CC method for all values of V ds and V bs . Extraction and modeling of the small-geometry effects is easier using this definition since the 2-D short-channel effects (such as series resistance) are supposed to have been contained in the measured V t data. It will prove to be a meaningful and useful definition in both industry applications and theoretical modeling of deep-submicron MOSFET's.
I. INTRODUCTION
The heterojunction bipolar transistor (HBT) uses a wider band gap (e.g., AlGaAs) material for the emitter region and a narrower band gap material (e.g., GaAs) for the base region. A good quality heterointerface between the emitter and base layers is critical in obtaining good device performance [1] . Molecular beam epitaxial (MBE) grown HBT material with a beryllium-doped (Be-doped) base is often used for commercial devices [2] . A redistribution of the p-type Be dopant during MBE growth has been found at conventional growth condition. SIMS measurements have been intensively used to investigate such Be redistribution. However, the measurement resolution is limited by typical SIMS effects such as ion mixing and surface roughness [3] .
Photoluminescence (PL) is a very powerful and nondestructive method and has been widely used for the characterization of III-V compound materials [4] , [5] . In an early work, 77 K PL recombination peaks were identified and assigned to the various layers within AlGaAs/GaAs HBT multiple-layer structures [6] . Recently, the hole density in the base was investigated from the low temperature PL spectrum in the p + -GaAs layer using the band gap narrowing effect [7] , [8] . However, to the authors' knowledge, no study has been made thus far using the low-temperature PL technique to study Be out-diffusion behavior in Be-doped HBT's. In this work, we present a simple method to monitor Be out-diffusion in Be-doped AlGaAs/GaAs HBT's using low temperature PL measurements based on the band gap narrowing effect. The reliability of this measurement technique has been confirmed by electrical characterization on fabricated HBT's.
II. EXPERIMENTS
The AlGaAs/GaAs abrupt HBT structures used in this study were grown by MBE on (100) semi-insulating GaAs substrates. Si and Be were used for n-and p-type doping, respectively. The structures are composed of an n + -GaAs cap (100 nm, 5 2 10 18 cm 03 ), an nAl 0:3 Ga 0:7 As emitter (180 nm, 5210 17 cm 03 ), a p + -GaAs base (150 nm, 1210 19 cm 03 ), an n-GaAs collector (500 nm, 5210 16 cm 03 ), Manuscript received August 26, 1998; revised November 10, 1998. The review of this brief was arrangaed by Editor J. N. Hollenhorst. This work was supported by the National Science and Technology Board of Singapore (NSTB/17/2/1).
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